AMS Design Engineer
Job Description
Description
ABOUT THE ROLE
We are building next-generation 50G/100G optical link solutions for data-centric computing, leveraging advanced silicon photonics integrated with cutting-edge CMOS electronics. We’re looking for a highly skilled Senior AMS Design Engineer to architect and implement high-speed analog and mixed-signal circuits for our photonic transceivers and electronic ICs (EICs).
You’ll work closely with a multidisciplinary team across photonics, system, packaging, and validation to deliver scalable, low-power, high-performance EICs for optical compute and interconnects.
ESSENTIAL DUTIES AND RESPONSIBILITIES
- Top-down architectural analysis of AMS systems.
- Develop understanding of the digital and photonics subsystem and associated requirements on the AMS sub system.
- Utilize knowledge general concepts of high-performance analog design and compare various topologies that best fit the AMS architecture to support AI application requirements.
- Enhance system performance using digitally assisted analog techniques and appropriate partitioning of analog and digital circuits.
- Drive transistor-level feasibility study for various AMS circuits.
- Define design specifications and verification plans.
- Define production and bench-level test plans.
QUALIFICATIONS
- Requires Master’s Degree or PhD in related areas of expertise.
- 10+ years of experience AMS Design.
- Experience with architecture, design, and production expertise in the following areas:
- High-speed data converter architectures and circuits
- Ultra-low-power analog circuits.
- Digitally assisted analog circuits.
- You should be highly skilled in the following areas:
- MATLAB/Simulink/Verilog A modeling.
- Data converter architectures and design trade-offs
- Low-power and high-precision analog techniques.
- Architect circuit solutions that achieve challenging noise, linearity, power consumption, and silicon area requirements.
- AMS design flows and chip assembly techniques.
- Working with design, layout, and production test engineers.
- Excellent communication skills are necessary to work with multiple domain experts, such as digital/VLSI, AI/ML, Photonics, and packaging.
LOCATION : Santa Clara, CA, Toronto, Ontario, Canada, or Oregon
For California Location:
As an early stage start up, we offer an extremely attractive total compensation package inclusive of competitive base salary, bonus and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $205,000.00 – $235,000.00. The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
#J-18808-Ljbffr
Company
The Rundown AI, Inc.
Location
Toronto
Country
Canada
Salary
100.000
URL